In the online workshop the content of previous workshop will be summarized. The hardware architecture of cpu partition will be discussed. Also the compiling procedure will be over-viewed and experience among the audience will be shared. An example on parallel performance measurement will be shown using previously discussed tutorial case. The effect of various partitioning methods will be shown. Some examples for solver optimization will be presented.